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I. INTRODUCTION

S
CALING of Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) has led to an increased transistor density that constrains the power consumption [1] , [2] . It is hence desirable to scale the drive voltage. To maintain the off-state leakage, the subthreshold swing (SS) needs to be as low as possible, where the limit is 60 mV/dec for MOSFETs. Further voltage scaling beyond that of MOSFETs optimally requires devices that can reach a subthreshold swing below 60 mV/dec. One promising technology is the Tunneling Field-Effect Transistor (TFET), which uses quantum mechanical tunneling to filter the thermal injection [3] , [4] . A challenge is to fabricate TFETs with a steep slope and large on-currents (I on ). We here present highly scaled, vertical InAs/GaSb nanowire TFETs utilizing a gate all-round (GAA) geometry for good electrostatic control [5] , [6] . The broken bandgap of the InAs/GaSb junction and low channel effective mass provides a high on-current [7] - [9] demonstrated previously on lateral nanowire devices [10] . In this letter, we study the effects of nanowire diameter scaling and gate-metal placement on the TFET performance. We show that the InAs/GaSb nanowire heterostructure can provide TFET performance capable to staggered heterostructure [11] , [12] .
II. DEVICE FABRICATION InAs/GaSb nanowires were grown using vapor-liquid-solid growth method on an 200-nm-thick n + -InAs layer integrated on a highly resistive Si (111) substrate (ρ = 5.5 k -cm) [13] . The placement and diameter of the gold catalyst particles were defined using Electron Beam Lithography (EBL) and lift-off [14] . The Au-seed particles defining the nanowire diameters were 40 or 45 nm with spacing between 0.5 to 1.5 μm, in arrays with 1-200 wires. The growth of the InAs/GaSb nanowires was subsequently performed using metal-organic vapor phase epitaxy (MOVPE). The GaSb source segment was p-doped to 10 19 cm −3 using diethlyzinc (DeZn). The bottom ∼1/2 of the total InAs length, was n-doped to a concentration of 10 18 cm −3 , by usage of tetraethyltin (TESn). The channel of the device was not intentionally doped with an estimated background carrier concentration of 10 17 cm −3 . After growth, the nanowire diameter of the InAs was reduced trough a number of digital etching cycles without any noticeable etching of the GaSb resulting in InAs diameters between 11 to 40 nm on different set of samples.
Directly after etching, a high-k layer of 1 nm Al 2 O 3 and 4 nm HfO 2 was applied using atomic layer deposition (ALD) at temperatures of 300°C and 120°C, respectively. The estimated EOT for this layer was 1.4 nm. Two methods were applied for formation of gate-drain spacer layer. For thick (100-400 nm) spacer layers, an organic layer was spun on and etched back using O 2 plasma. For controlled fabrication of variable drain spacer (0-80 nm) thickness, a hydrogen silsesquioxane (HSQ) layer was formed using EBL exposure with exact dose control [15] . A 60-nm-thick tungsten (W) film was conformally deposited by reactive sputtering to form the gate electrode. The physical gate-length (L g ) was set by spin on and etchback of an organic film, followed by O 2 -plasma ashing, yielding L g between 200 to 300 nm, as indicated in Fig 1a. UV-lithography was used to define the gate-pads. An organic gate-source spacer was formed using a spin on organic layer followed by etchback. Nickle and gold top-metals were sputtered and pads were defined using UV-lithography followed by wet-etching of the metals. The fabrication results in two types of samples, one with organic drain spacer used to study the effects of nanowire diameter scaling, and one sample with HSQ drain spacer for study of the gate-placement. A schematic image of the final device is shown in Figure 1a . A TFET with an InAs diameter of 11 nm prior to high-k deposition is shown in Figure 1b . The effective gate-length (L eff ), is determined from unintentionallydoped (UID) channel thickness, as shown in Figure 1a , with an approximate length of 100 nm to 200 nm for devices with InAs diameter of 11 nm to 40 nm, respectively. Although the fabrication techniques allowed us to manufacture working transistors with InAs diameter of 11 nm, the highest yield and most data presented in this article was obtained from devices with thicker diameters.
0741-3106 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Figure 2a -c shows the effect of diameter scaling, strongly improving the electrostatics of the devices as the diameter is scaled from 40 down to 15 nm. Both SS taken at V DS = 50 mV improves from 243 mV/decade to 100 mV/decade as the diameter is scaled. Further, the drain-induced barrier lowering (DIBL) is greatly improved by the diameter scaling. Both device show similar I on , around 6 -9 μA/μm, taken at V GS = V DS = 0.5 V. The gate current was two to three orders of magnitude lower than I DS for all devices presented. Figure 2c shows the temperature dependence of the transfer characteristics for the 15 nm diameter device. As shown in the Figure 2d , the minimum SS shows different dependence, with a constant SS about 50 mV/dec for low temperatures and temperature dependent SS for higher temperature for which small activation energy of about 50 meV was extracted above the measurement noise floor at V GS = −0.24 V. The low activation energy indicates that the off-current is limited by trap-assisted tunneling, and not by back-injection over the valence band edge. The effect of gate placement relative to the channel/source junction, as well as the gate-drain overlap was studied on the sample with different HSQ drain spacers. In Figure 3a and b, the transfer data and output data from four devices with different drain spacer thickness between 0 to 80 nm are compared. I on at V DS = V GS = 0.5 V is increasing from 21 μA/μm to 160 μA/μm, as the thickness was decreased. The peak current in the NDR region was scaling with the spacer thickness, with the largest currents for the devices with thinnest HSQ Figure 3b shows schematically the gate-placement on different devices. Due to the constant L eff , as the gate-drain overlap is decreased, the gate-source overlap increases at a similar rate. In Figure 3c , the effect of the spacer thickness on R on is shown. This trend corresponds well with observations for the output characteristics. R on increases with spacer thickness, indicating an increase mainly in drain access resistance as the gate-drain overlap decreases although the increase of the gate-source overlap on the source side could affect the electrostatics as well. The lowest R on achieved was 1.6 k · μm and 21.4 k · μm for the devices with 0 nm and 80 nm spacer thickness, respectively. The subthreshold swing is decreasing when the spacer thickness is increased from 0 to 60 nm with an average value of 157 mV/dec to 133 mV/dec. In Figure 3d , the transfer data from devices with different numbers of nanowires are presented showing similar performance. In Figure 4a the transfer data is shown for the device with a 60-nm-thick HSQ drain spacer and a 20-nm-diameter InAs-channel, achieving a minimum differential SS of 68 mV/dec at V DS = 0.3 V and 82 mV/dec at V DS = 0.5 V. The improvement in subthreshold swing as compared with organic spacers can in part be explained by omission of O 2 plasma during the processing of the drain spacer. The electrostatics of this device is excellent, which is shown by the insignificant (4.6 mV/V) DIBL and comparable SS values for drive voltages of 100 mV to 300 mV, shown in the inset in Figure 4a . The same device is benchmarked, in Table I , against a TFET with a staggered InGaAs heterostructure demonstrating operation at higher current levels. The output data in Figure 4b shows that the I DS current saturates well achieving currents of 35 μA/μm for V GS = 0.5 V and V DS = 0.5 V. Figure 4c compares Thus the device geometry to a large degree affects the device performance.
III. EFFECTS OF DIAMETER AND GATE PLACEMENT ON THE ELECTROSTATICS
IV. CONCLUSION
In this letter, we have demonstrated the importance of scaling the diameter and gate-placement in vertical InAs/GaSb TFETs. The fabrication technique used allows us to manufacture devices with the InAs diameter down to 11 nm and to position the gate-metal at an exact distance from the junction. The results show that diameter and gate-placement influences the electrostatics and on-current of the devices. The reduction of the diameter improves the electrostatics and on-current increases with decreasing drain spacer thickness. The lowest subthreshold swing was 68 mV/dec at V DS = 0.3 V and 82 mV/dec at V DS = 0.5 V measured on a device with 60-nm-thick drain spacer and 20 nm InAs-diameter, with the I on of 13 μA/μm for V GS = 0.5 V and V DS = 0.3 V, and 35 μA/μm for V GS = 0.5 V and V DS = 0.5 V.
